



eDP_COMP connect to PIN A18 W:4mils/S:15mils/L: 500mils.
eDP_COMP connect to PIN A17 W:12mils/S:15mils/L: 500mils.

PEG x16 disable (UMA only remove)



0.22uF AC coupling Caps for PCIe GEN1/2/3


DP & PEG Compensation



eDP_COMP and ICOMPO signals should be shorted near balls and routed with typical impedance <25 mohms

PEG_ICOMPI and RCOMPO signals should be routed within 500 mils typical impedance = 43 mohms PEG_ICOMPO signals should be routed within 500 mils typical impedance = 14.5 mohms


Processor pull-up (CPU)




PROJECT : LG3/5 Muxless & UMA
Quanta Computer Inc.

Sandy Bridge Processor (DDR3)

U19C




DDR SYSTEM MEMORY A




Sandy Bridge rPGA Rev0p61
 rpgs989-47989-socket
 DQG*9000023
 IC SOCKET RPGA 989P(P1.0,MH3.0)


U19D



DDR SYSTEM MEMORY B



Sandy Bridge rPGA Rev0p61
 rpgs989-47989-socket
 DQG*9000023
 IC SOCKET RPGA 989P(P1.0,MH3.0)







PROJECT : LG3/5 Muxless & UMA
Quanta Computer Inc.

Size Custom Document Number **SNB 2/4 (DDR3 I/F)** Rev 2A
 Date: Wednesday, March 07, 2012 Sheet 3 of 42

Sandy Bridge Processor (POWER)

Sandy Bridge Processor (GRAPHIC POWER)



22uF .8 x8 Socket TOP cavity
22uF .8 x10 Socket BOT cavity
22uF .8 x8 Socket TOP edge
470uF .7343 x4

22uF .8 x7 Socket TOP cavity
22uF .8 x5 Socket BOT cavity
22uF .8 x2 Socket TOP cavity (no stuff)
22uF .8 x5 Socket BOT cavity (no stuff)
330uF .7343 x2

22uF .8 x2 Socket TOP cavity
22uF .8 x2 Socket BOT cavity
22uF .8 x4 Socket TOP edge
22uF .8 x4 Socket BOT edge
470uF .7343 x2





330uF x1, 10uF .8 x6 Socket BOT edge.
330uF x1, 10uF .8 x1 Socket BOT edge,
10uF .8 x2 Socket BOT cavity.

Sandy Bridge iPGA_Rev0p61
rpg989-47989-socket
D6G*9000023
IC SOCKET RPGA 989P(P1.0,MH3.0)

VCC Sense [36]
VSS Sense [36]
VCC Sense [34]
VSS Sense [34]
+1.5V CPU [2,10,22]
+1.5V CPU [2,10,22]
+1.5V CPU [2,10,22]
+1.5V CPU [2,10,22]

VCC Sense [36]
VSS Sense [36]
VCC Sense [34]
VSS Sense [34]
+1.5V CPU [2,10,22]
+1.5V CPU [2,10,22]
+1.5V CPU [2,10,22]
+1.5V CPU [2,10,22]

VCC Sense [36]
VSS Sense [36]
VCC Sense [34]
VSS Sense [34]
+1.5V CPU [2,10,22]
+1.5V CPU [2,10,22]
+1.5V CPU [2,10,22]
+1.5V CPU [2,10,22]








PROJECT : LG/5 Muxless & UMA
Quanta Computer Inc.

Size Custom Document Number SNB 3/4 (POWER) Rev 2A
Date: Wednesday, March 07, 2012 Sheet 4 of 42

Sandy Bridge Processor (GND)

Sandy Bridge Processor (RESERVED, CFG)



Sandy Bridge_rPGA_Rev0p61
 rpga989-47989-socket
 DGG*9000023
 IC SOCKET RPGA 989P(P1.0,MH3.0)

Processor Strapping



The CFG signals have a default value of "1" if not terminated on the board.

	1	0
CFG2 (PEG Static Lane Reversal)	Normal Operation	Lane Reversed
CFG4 (DP Presence Strap)	Disable; No physical DP attached to eDP	Enable; An ext DP device is connected to eDP
CFG7 (PEG Defer Training)	PEG train immediately following xxRESETB de assertion	PEG wait for BIOS training

CFG[6:5] (PCIe Port Bifurcation Straps)

11: (Default) x16 - Device 1 functions 1 and 2 disabled
 10: x8, x8 - Device 1 function 1 enabled; function 2 disabled
 01: Reserved - (Device 1 function 1 disabled; function 2 enabled)
 00: x8,x4,x4 - Device 1 functions 1 and 2 enabled

DV2...R117 NON-STUFF FOR PEG BUS Normal operation






PROJECT : LG3/5 Muxless & UMA
 Quanta Computer Inc.


Size Custom	Document Number	Rev 2A
	SNB 4/4 (GND)	
Date: Wednesday, March 07, 2012 Sheet 5 of 42		

Cougar Point (DMI, FDI, PM)




Cougar Point (LVDS, DDI)



PCH Pull-high/low (CLG)



INT LVDS & CRT disable (DIS only remove)




PROJECT : LG3/5 Muxless & UMA
Quanta Computer Inc.

NB5

Size: Custom | Document Number: **PCH 1/6 (DMI/FDI/VIDEO)** | Rev: 2A

Date: Wednesday, March 07, 2012 | Sheet: 6 of 42

Cougar Point (HDA, JTAG, SATA)




CougarPoint_Rev_0p7
fcbg989-intel-cougarpoint
AJOOPRG0T09
IC CTRL (989P) COUGARPOINT QMYY (FCBGA)

PCH Strap Table

Pin Name	Strap description	Sampled	Configuration	Circuit
SPKR	Different from Calpella No reboot mode setting	PWR0K	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode	SPKR R175 10K 4 -> +3V
GNT3# / GPIO55	Top-Block Swap Override	PWR0K	0 = "top-block swap" mode 1 = Default (weak pull-up 20K)	+3V R311 10K 4 R324 10K 4 -> PCH_GNT3# [8]
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	Should be always pull-up	PCH_INVRMEN R218 330K 4 -> +3V_RTC
HDA_DOCK_EN#/GPIO33	Flash Descriptor Security Only for Interposer	PWR0K	0 = Override 1 = Default (weak pull-up 20K)	GPIO33 R237 10K 4 -> ACZ_SDOUT [29]
GNT1# / GPIO51	Boot BIOS Selection 1 [bit-1]	PWR0K	[Need external pull-down for LPC BIOS] Default weak pull-up on GNT0/1#	BBS_BIT0 R181 10K 4 R288 10K 4 -> BBS_BIT1 [8]
GPIO19	Different from Calpella Boot BIOS Selection 0 [bit-0]	PWR0K		
GNT2# / GPIO53	ESI strap (Server only)	PWR0K	Should not be pull-down (weak pull-up 20K)	USE GPIO PIN
NV_ALE	Intel Anti-Theft HDD protection Only for Interposer	PWR0K	0 = Disable (Internal pull-down 20kohm)	+1.8V R171 10K 4 -> NV_ALE [8]
NV_CLE	DMI Termination voltage	PWR0K	weak pull-down 20kohm	+1.8V R173 22K 4 R199 10K 4 -> NV_CLE [8] H_SNB_IVB# [2]
HDA_SYNC	On-Die PLL VR Voltage Select	RSMRST	0 = Support by 1.8V (weak pull-down) 1 = Support by 3.3V	+3V5 R304 10K 4 -> ACZ_SYNC
HDA_SDO	Flash Descriptor Security	PWR0K	0 = Override 1 = Default (weak pull-up 20K)	[29] ACZ_SDOUT -> ACZ_SDOUT R239 10K 4 -> +3V5
GPIO8	Integrated Clock Chip Enable	RSMRST#	Should be pull-down (weak pull-up 20K)	R196 10K 4 -> ICC_EN# [9]
GPIO28	Different from Calpella On-die PLL Voltage Regulator	RSMRST#	0 = Disable 1 = Enable (Default)	R157 10K 4 -> PLL_ODVR_EN [9]
SPI_MOSI	iTPM function Disable	APWROK	0 = Default (weak pull-down 20K) 1 = Enable	PCH_SPI_SI R203 10K 4 -> +3V


Green CLK Circuitry





HDD0 (SATA3 6.0Gb/s)
ODD (SATA2,3Gb/s)

DV2...Change SATA Port for HM70
DG recommended that AC coupling capacitors should be close to the connector (<100 mils) for optimal signal quality.











HDA Bus (CLG)






RTC Clock 32.768KHz






PCI/USBOC# Pull-up(CLG)








Cougar Point-M (PCI, USB, NVRAM)



Cougar Point-M (PCI-E, SMBUS, CLK)




Cougar Point-M (PCI-E, SMBUS, CLK)



PROJECT : LG3/5 Muxless & UMA
Quanta Computer Inc.
NB5
Date: Wednesday, March 07, 2012 Sheet 8 of 42

Cougar Point (GPIO,VSS_NCTF,RSVD)





Muxless POWER control pin







DGPU_PWROK	GPIO17
DGPU_HOLD_RST#	GPIO24
DGPU_PWR_EN	GPIO36

GPIO36 POWER output control

	Muxless	Dis	UMA
DGPU_PWR_EN	Always High	Always High	Low




	Select
VGA	Ra
UMA	Rb



Chief River BOARD ID SETTING

BOARD_ID0	GPIO44	MODEL BIT0
BOARD_ID1	GPIO71	MODEL BIT1
BOARD_ID2	GPIO46	MODEL BIT2
BOARD_ID3	GPIO34	MODEL BIT3
BOARD_ID4	GPIO35	Reserve and pull low
BOARD_ID5	GPIO69	Reserve and pull low
DGPU_PRSNTR#	GPIO39	VGA =1 , UMA=0
DGPU_OPT_DIS#	GPIO70	Muxless=0, Dis only=1

Board ID [3:0]	Model Name
0100	LG3
0101	LG5




[2,6,7,8,10,12,13,14,16,21,22,23,24,25,26,27,28,29,34,36,38,40] +3V
[6,7,8,10,27,28,29,31,34,35,38,39] +3V55

PROJECT : LG3/5 Muxless & UMA
Quanta Computer Inc.

Size Custom	Document Number PCH 4/6 (GPIO/MISC)	Rev -2A
Date: Wednesday, March 07, 2012		Sheet 9 of 42

Cougar Point-M (POWER)

COUGAR POINT (POWER)



UMA & Muxless Only, If have power noise issue then stuff it.

PROJECT : LG/5 Muxless & UMA
Quanta Computer Inc.

Size: Custom Document Number: **PCH 5/6 (POWER)** Rev: 2A

Date: Wednesday, March 07, 2012 Sheet: 10 of 42

- [2,4,22] +1.5V CPU
- [4,7,35] +1.8V
- [2,4,12,13,27,32,39] +1.5VSUS
- +1.05V VT
- [2,4,6,7,8,29,34,36] +1.05V
- [7,21,22,23,24,26,28,38] +5V
- [26,27,31,32,33,34,35,36,37,38,39,40] +5VS
- [6,7,8,9,27,28,29,31,34,35,36,38] +3VS
- [6,7,29] +3V_RTC
- +3V



IBEX PEAK-M (GND)

U41		H46	
AY4	VSS[159]	VSS[259]	K18
AY42	VSS[160]	VSS[260]	K26
AY46	VSS[161]	VSS[261]	K39
AY8	VSS[162]	VSS[262]	K46
B11	VSS[163]	VSS[263]	K7
B15	VSS[164]	VSS[264]	L2
B19	VSS[165]	VSS[265]	L18
B23	VSS[166]	VSS[266]	L20
B27	VSS[167]	VSS[267]	L26
B31	VSS[168]	VSS[268]	L28
B35	VSS[169]	VSS[269]	L36
B39	VSS[170]	VSS[270]	L48
B7	VSS[171]	VSS[271]	M12
F45	VSS[172]	VSS[272]	M12
BB12	VSS[173]	VSS[273]	M18
BB16	VSS[174]	VSS[274]	M22
BB20	VSS[175]	VSS[275]	M22
BB22	VSS[176]	VSS[276]	M24
BB24	VSS[177]	VSS[277]	M30
BB28	VSS[178]	VSS[278]	M32
BB30	VSS[179]	VSS[279]	M34
BB38	VSS[180]	VSS[280]	M38
BB4	VSS[181]	VSS[281]	M4
BB46	VSS[182]	VSS[282]	M42
BC14	VSS[183]	VSS[283]	M46
BC18	VSS[184]	VSS[284]	M6
BC2	VSS[185]	VSS[285]	N18
BC22	VSS[186]	VSS[286]	P30
BC26	VSS[187]	VSS[287]	N47
BC32	VSS[188]	VSS[288]	P18
BC34	VSS[189]	VSS[289]	P18
BC36	VSS[190]	VSS[290]	T33
BC40	VSS[191]	VSS[291]	P40
BC42	VSS[192]	VSS[292]	P43
BC48	VSS[193]	VSS[293]	P47
BD46	VSS[194]	VSS[294]	P7
BD8	VSS[195]	VSS[295]	R2
BE22	VSS[196]	VSS[296]	R48
BE26	VSS[197]	VSS[297]	T12
BE40	VSS[198]	VSS[298]	T31
BE10	VSS[199]	VSS[299]	T37
BE12	VSS[200]	VSS[300]	T4
BF16	VSS[201]	VSS[301]	W34
BE30	VSS[202]	VSS[302]	T46
BE32	VSS[203]	VSS[303]	T47
BE34	VSS[204]	VSS[304]	T8
BE36	VSS[205]	VSS[305]	V11
BE38	VSS[206]	VSS[306]	V17
BD3	VSS[207]	VSS[307]	V26
BF30	VSS[208]	VSS[308]	V27
BF38	VSS[209]	VSS[309]	V29
BF40	VSS[210]	VSS[310]	V31
BF8	VSS[211]	VSS[311]	V36
BG17	VSS[212]	VSS[312]	V39
BG21	VSS[213]	VSS[313]	V43
BG33	VSS[214]	VSS[314]	V7
BG44	VSS[215]	VSS[315]	W17
BG8	VSS[216]	VSS[316]	W19
BH11	VSS[217]	VSS[317]	W2
BH15	VSS[218]	VSS[318]	W27
BH17	VSS[219]	VSS[319]	W48
BH18	VSS[220]	VSS[320]	Y12
H10	VSS[221]	VSS[321]	Y38
BH27	VSS[222]	VSS[322]	Y4
BH31	VSS[223]	VSS[323]	Y42
BH33	VSS[224]	VSS[324]	Y46
BH35	VSS[225]	VSS[325]	Y8
BH39	VSS[226]	VSS[326]	BG29
BH43	VSS[227]	VSS[327]	N24
BH7	VSS[228]	VSS[328]	A13
D3	VSS[229]	VSS[329]	AD47
D12	VSS[230]	VSS[330]	B43
D16	VSS[231]	VSS[331]	BE10
D18	VSS[232]	VSS[332]	BG41
D22	VSS[233]	VSS[333]	G14
D24	VSS[234]	VSS[334]	H18
D26	VSS[235]	VSS[335]	H18
D30	VSS[236]	VSS[336]	T36
D32	VSS[237]	VSS[337]	BG22
D34	VSS[238]	VSS[338]	BG24
D38	VSS[239]	VSS[339]	C22
D42	VSS[240]	VSS[340]	AP13
D8	VSS[241]	VSS[341]	M14
E18	VSS[242]	VSS[342]	AP3
E26	VSS[243]	VSS[343]	AP1
G18	VSS[244]	VSS[344]	BE16
G20	VSS[245]	VSS[345]	BC16
G28	VSS[246]	VSS[346]	BG28
G36	VSS[247]	VSS[347]	B128
G46	VSS[248]	VSS[348]	B128
H12	VSS[249]	VSS[349]	
H18	VSS[250]	VSS[350]	
H24	VSS[251]	VSS[351]	
H26	VSS[252]	VSS[352]	
H30	VSS[253]		
H32	VSS[254]		
H34	VSS[255]		
H36	VSS[256]		
H38	VSS[257]		
F3	VSS[258]		
F3	VSS[259]		

CougarPoint_Rev_0p7

IBEX PEAK-M (GND)


U4H		H5		VSS[0]	
		AA17	VSS[1]	VSS[80]	AK38
		AA2	VSS[2]	VSS[81]	AK4
		AA3	VSS[3]	VSS[82]	AK42
		AA33	VSS[4]	VSS[83]	AK46
		AA34	VSS[5]	VSS[84]	AK6
		AB11	VSS[6]	VSS[85]	AL16
		AB14	VSS[7]	VSS[86]	AL17
		AB30	VSS[8]	VSS[87]	AL19
		AB4	VSS[9]	VSS[88]	AL2
		AB43	VSS[10]	VSS[89]	AL21
		AB5	VSS[11]	VSS[90]	AL23
		AB7	VSS[12]	VSS[91]	AL26
		AC19	VSS[13]	VSS[92]	AL27
		AC2	VSS[14]	VSS[93]	AL31
		AC21	VSS[15]	VSS[94]	AL33
		AC24	VSS[16]	VSS[95]	AL34
		AC33	VSS[17]	VSS[96]	AL48
		AC34	VSS[18]	VSS[97]	AM11
		AC48	VSS[19]	VSS[98]	AM14
		AD10	VSS[20]	VSS[99]	AM36
		AD11	VSS[21]	VSS[100]	AM39
		AD12	VSS[22]	VSS[101]	AM43
		AD13	VSS[23]	VSS[102]	AM45
		AD19	VSS[24]	VSS[103]	AM46
		AD24	VSS[25]	VSS[104]	AM7
		P11	VSS[26]	VSS[105]	AN2
		AD27	VSS[27]	VSS[106]	AN29
		AD33	VSS[28]	VSS[107]	AN3
		AD34	VSS[29]	VSS[108]	AN31
		AD36	VSS[30]	VSS[109]	AP12
		AD37	VSS[31]	VSS[110]	AP19
		AD38	VSS[32]	VSS[111]	AP28
		AD39	VSS[33]	VSS[112]	AP30
		AD4	VSS[34]	VSS[113]	AP32
		AD40	VSS[35]	VSS[114]	AP38
		AD42	VSS[36]	VSS[115]	AP4
		AD43	VSS[37]	VSS[116]	AP42
		AD45	VSS[38]	VSS[117]	AP46
		AD46	VSS[39]	VSS[118]	AP8
		AD8	VSS[40]	VSS[119]	AR2
		AE2	VSS[41]	VSS[120]	AR48
		AE3	VSS[42]	VSS[121]	AT11
		AE10	VSS[43]	VSS[122]	AT13
		AE12	VSS[44]	VSS[123]	AT18
		AD14	VSS[45]	VSS[124]	AT22
		AD16	VSS[46]	VSS[125]	AT26
		AE16	VSS[47]	VSS[126]	AT28
		AE19	VSS[48]	VSS[127]	AT30
		AE24	VSS[49]	VSS[128]	AT32
		AE26	VSS[50]	VSS[129]	AT34
		AE27	VSS[51]	VSS[130]	AT39
		AE28	VSS[52]	VSS[131]	AT42
		AE31	VSS[53]	VSS[132]	AT46
		AE38	VSS[54]	VSS[133]	AT7
		W2	VSS[55]	VSS[134]	AU24
		AE4	VSS[56]	VSS[135]	AV16
		AE42	VSS[57]	VSS[136]	AV20
		Y12	VSS[58]	VSS[137]	AV24
		AE5	VSS[59]	VSS[138]	AV30
		AE7	VSS[60]	VSS[139]	AV38
		AG19	VSS[61]	VSS[140]	AV4
		AG2	VSS[62]	VSS[141]	AV43
		AG31	VSS[63]	VSS[142]	AV8
		AG48	VSS[64]	VSS[143]	AW14
		AH11	VSS[65]	VSS[144]	AW18
		AH3	VSS[66]	VSS[145]	AW2
		AH36	VSS[67]	VSS[146]	AW22
		AH39	VSS[68]	VSS[147]	AW26
		AH40	VSS[69]	VSS[148]	AW28
		AH42	VSS[70]	VSS[149]	AW32
		AH46	VSS[71]	VSS[150]	AW34
		AH7	VSS[72]	VSS[151]	AW36
		T36	VSS[73]	VSS[152]	AW40
		A19	VSS[74]	VSS[153]	AW48
		A124	VSS[75]	VSS[154]	AW11
		A133	VSS[76]	VSS[155]	AY12
		A134	VSS[77]	VSS[156]	AY22
		AK12	VSS[78]	VSS[157]	AY28
		AK3	VSS[79]	VSS[158]	

CougarPoint_Rev_0p7

PROJECT : LG3/5 Muxless & UMA
Quanta Computer Inc.




NB5 **Document Number PCH 6/6 (GND)** **Rev 2A**

Date: Wednesday, March 07, 2012 Sheet 11 of 42





PC2100 DDR3 SDRAM SO-DIMM (204P)

DDR3-DIMM1_H=9.2_RVS
 DDR-AS0A626-UARN-7F-204P
 DGMK4000029
 IC SOCKET DDRIII SO-DIMM(204P,H9.2,RVS)



Place these Caps near So-Dimm1.





PROJECT : LG/5 Muxless & UMA
Quanta Computer Inc.


NB5

Size Custom Document Number **DDR3 DIMM1-RVS (9.2H)** Rev **2A**

Date: Wednesday, March 07, 2012 Sheet 13 of 42



FOR DIS/Muxless ONLY



Thames INSTALL, do not install for Chelsea
PS_0 should be tied to GND on Thames

[2,6,7,8,9,10,12,13,16,21,22,23,24,25,26,27,28,29,34,36,38,40] +3V
[16,18,39] +1.8V_VGA
[16,18,39] +1.0V_VGA


PROJECT : LG3/5 Muxless & UMA
Quanta Computer Inc.

NB5

Size Custom Document Number **AMD Thames/Seymour (MEM)1/5** Rev 2A

Date: Wednesday, March 07, 2012 Sheet 14 of 42

Seymour Use Channel B Memory Interface Only



DDR3/GDDR3 Memory Stuff Option

	GDDR5	DDR3
+1.5V_VGA	1.5V	1.5V
Ra	40.2R	40.2R
Rb	100R	100R

	For Thames	For Seymour
MEM_CALRNP0	stuff	NC
MEM_CALRNP1	stuff	stuff
MEM_CALRNP2	stuff	NC
MVREFDA	stuff	NC
MVREFSA	stuff	NC


	Thames	Seymour
Rd	1k	5.11k

route 50ohms single-ended/100ohms diff and keep short
Debug only, for clock observation, if not needed, DNI

Designator	
R_MEM_1	5K
R_MEM_2	10R
R_MEM_3	51R
C_MEM	120pF

PROJECT : LG/35 Muxless & UMA
Quanta Computer Inc.

Size Custom Document Number **AMD Thames/Seymour (MEM)2/5** Rev 2A
Date: Wednesday, March 07, 2012 Sheet 15 of 42




DV2...Change Footprint to 1206

PROJECT : LG3/5 Muxless & UMA
Quanta Computer Inc.


NB5

Size Custom Document Number **AMD Thames/Seymour(POWER) 5/5** Rev 2A

Date: Wednesday, March 07, 2012 Sheet 18 of 42



CHANNEL A: 256MB/512MB DDR3









PROJECT : LG3/5 Muxless & UMA
Quanta Computer Inc.

NBS

Size Custom	Document Number	Rev
	VRAM-A (DDR3 BGA96)	2A
Date: Wednesday, March 07, 2012 Sheet 19 of 42		

CHANNEL B: 256MB/512MB DDR3


[15] VMB_DQ[63..0]
[15] VMB_DM[7..0]
[15] VMB_WDQS[7..0]




PROJECT : LG/35 Muxless & UMA
Quanta Computer Inc.

Size Custom	Document Number VRAM-B (DDR3 BGA96)	Rev 2A
Date: Wednesday, March 07, 2012 Sheet 20 of 42		

LVDS




HDMI




Close connector < 50 mil


EMI



For Muxless/UMA HDMI function








Close connector < 50 mil




PROJECT : LG3/5 Muxless & UMA
Quanta Computer Inc.

Size Custom	Document Number HDMI and LVDS	Rev 2A
Date: Wednesday, March 07, 2012		Sheet 21 of 42

[7,10,22,23,24,26,28,38] +5V
 [2,6,7,8,9,10,12,13,14,16,22,23,24,25,26,27,28,29,34,36,38,40] +3V



Charger USB



CTL1 CTL2 CTL3 TPS240 Control Truth Table

0	0	0	Out Discharge, Power switch OFF
0	X	1	Dedicated charging port, auto-detect (DCP)
X	1	0	Standard downstream port, USB 2.0 Mode.(SDP)
1	1	1	Charging downstream port, BC1.2 (draft).(CDP)


Detect device to Charge:AUTO Detect

Fast Charge	S0	S3
Enable	CDP	DCP
Disabled	SDP	SDP


Current Battery

Capacity	Always-on Charge	S4/S5	
		AC Mode	DC Mode
>Low battery level	Enabled	DCP	DCP
	Disabled	OFF	OFF
<=Low battery level	Enabled	DCP	OFF
	Disabled	OFF	OFF


USB3.0/USB2.0 x1 COMBO/Charger Port





USB / Power LED & SW for 14"/15" To USB Board



USB3.0/USB2.0 x1 COMBO



Accelerometer Sensor




PROJECT : LG/5 Muxless & UMA
Quanta Computer Inc.

NB5



Size Custom	Document Number G-SENSOR/USB3/USB2/Charge	Rev 2A
Date: Wednesday, March 07, 2012 Sheet 26 of 42		

Hole




EMI CAP

DV2...Add stitch cap between power plane for EMI Request.




DV... Add CAP for EMI Request.




		PROJECT : LG3/5 Muxless & UMA Quanta Computer Inc.	
		Size Custom Document Number USB 3.0 Controller (VIA_VL801)	Rev 2A
Date: Wednesday, March 07, 2012		Sheet 27 of 42	NB5


BLUETOOTH




TPM (1.2)




LED




TOUCH PAD CONNECTOR To Touch Pad




To LID Function Board




KEYBOARD Con.




TP Button CONNECTOR To Click Board & FP



CPU FAN







KEYBOARD PULL-UP







PROJECT : LG3/5 Muxless & UMA
Quanta Computer Inc.

Size: Custom | Document Number: BT/FR/LED/TP/TPM | Rev: 2A
 Date: Wednesday, March 07, 2012 | Sheet: 28 of 42


DV2...Stuff C560,C548,C559,C547 for EMI request




Layout Note:
Place all capacitors close to IT8502N.




thermal shutdown circuit




DV2...DGPU PWROK Pull down to disable GPU Thermal for UMA M/B



Board ID Select Pin



LG/CB Select Pin




Vpro Select Pin



U16 Placement TOP side

Vender	Size	P/N
EON	4MB	AKE392N0Q02 (EN25Q32B-104HIP)
AMIC	4MB	AKE39F-0800 (A25LQ32AM-F/Q)
Socket		DFHS08FS023



PROJECT : LG3/5 Muxless & UMA
Quanta Computer Inc.

NB5

Size Custom	Document Number	Rev 2A
	IT8515/HX/FLASH	
Date: Wednesday, March 07, 2012	Sheet 29	of 42

DC/DC +3V_ALW/+5V_ALW/+5V_ALW2 /+15V_ALW


LG2_DIS only

+5V +/- 5%
Countinue current:4A
Peak current:6A
OCP minimum:7.5A

+3.3 Volt +/- 5%
Countinue current:4A
Peak current:6A
OCP minimum:7.5A

Place these CAPS close to FETs



Place these CAPS close to FETs



PROJECT : LGx MUXLESS
Quanta Computer Inc.


Size Custom	Document Number 3/5V55 (RT8223M)	Rev 2A
Date: Wednesday, March 07, 2012 Sheet 31 of 42		


+5VPCU





PROJECT : LGx MUXLESS
Quanta Computer Inc.








Size B	Document Number VCCSA (RT8241A)	Rev 2A
Date: Wednesday, March 07, 2012 Sheet 33 of 42		





 NB5	PROJECT : LGx MUXLESS Quanta Computer Inc.	
	Size Custom Document Number +1.05V(RT8240B)	Rev 2A
Date: Wednesday, March 07, 2012 Sheet 34 of 42		



PROJECT : LGx MUXLESS Quanta Computer Inc.		
Size B	Document Number +1.8V (G9661)	Rev 2A
Date: Wednesday, March 07, 2012 Sheet 35 of 42		









	PROJECT : LGx MUXLESS		Rev 2A
	Quanta Computer Inc.		
	Size Custom	Document Number Dis-charge IC (G5934)	
	Date: Wednesday, March 07, 2012	Sheet 38 of 42	

VGA Core

39




 NB5	PROJECT : LGx MUXLESS Quanta Computer Inc.	
	Size B	Document Number +VGA POWER
Date: Wednesday, March 07, 2012 Sheet 39 of 42		

	Seymour	Thames
Ca	X	4.7U/25V_8
Cb	330U/2V	560U/2V
PQa	X	FDMS0308S
La	1U/15A	0.45U/25A
Ra	10K-ohm	11.8K-ohm
Rb	10K-ohm	60.4K-ohm
Rc	7.5K-ohm	4.7K-ohm

Seymour-XT 64bit **Thames**
Irms= 15.6A **Irms= 16.5A**
Ipeak= 21.6A **Ipeak= 23A**
OCP= 27.6 **OCP= 27.6**

+VGACORE +/- 5%
Countinue current:16.5A
Peak current:23A
OCP minimum 27A




Thames	CNTRL1 GPIO6	CNTRL0 GPIO5
0.875V	0	0
0.9V	1	0
1.0V	1	1

Ra --> 15K-ohm
 Rb --> 10K-ohm
 default

Seymour	CNTRL1 GPIO6	CNTRL0 GPIO5
0.9V	0	0
1.05V	1	0
1.15V	1	1

default



	PROJECT : LGx MUXLESS		Rev 2A
	Quanta Computer Inc.		
NB5	Size Custom	Document Number +VGACORE (RT8208)	
Date: Wednesday, March 07, 2012 Sheet 40 of 42			

www.s-manuals.com